|
Welcome to Sci-Compiler Community! :wave:
|
|
0
|
26
|
July 26, 2024
|
|
Local compilation for VX2730
|
|
2
|
28
|
October 29, 2024
|
|
Can I Use Newer Versions of Xilinx Vivado or Intel Quartus for Compilation Than Those Specified for the Boards?
|
|
1
|
15
|
October 12, 2024
|
|
What Are the Default Clock Frequencies for Various Boards?
|
|
1
|
11
|
October 12, 2024
|
|
Improving Schematic Visibility in SciCompiler
|
|
2
|
8
|
October 12, 2024
|
|
What Is the Main Difference Between LabVIEW and Sci-Compiler?
|
|
1
|
4
|
October 12, 2024
|
|
Why Can't I Simply Use Double Precision Floating Point Like in C Instead of Fixed Point in FPGA Designs?
|
|
1
|
2
|
October 12, 2024
|
|
Placing Registers and Oscilloscopes in Sub-Designs
|
|
1
|
3
|
October 12, 2024
|
|
Real-Time Debugging of a Signal Processing Algorithm
|
|
1
|
6
|
October 12, 2024
|
|
Measuring the Duration of a Digital Pulse from LEMO on V2495 and Reading It with a Register
|
|
1
|
4
|
October 12, 2024
|
|
Are Clock and Reset Pins Required to Be Connected on All Blocks?
|
|
1
|
4
|
October 12, 2024
|
|
Oscilloscope Dual and Resource Explorer Compatibility Issues
|
|
1
|
4
|
October 12, 2024
|
|
Clarification on Scaler Functionality and New Updates
|
|
1
|
2
|
October 12, 2024
|
|
Data Merger Block Missing from DAQ Menu
|
|
1
|
15
|
October 12, 2024
|
|
Bit-Vector Register File Readback Issue in Resource Explorer
|
|
1
|
6
|
October 12, 2024
|
|
Changing the Type of a Schematic Input or Output Port in a Sub-design
|
|
1
|
3
|
October 12, 2024
|
|
How does SciCompiler handle hierarchical designs, and what role do sub-designs play in them?
|
|
1
|
11
|
October 12, 2024
|
|
How to use V2495 board with SciSDK?
|
|
1
|
4
|
October 12, 2024
|
|
Resource explorer
|
|
1
|
11
|
October 9, 2024
|